Abstract E ective use of don't cares requires solving several theoretical and practical problems. The theoretical problems are caused by a need to have all tools in a methodology use a consistent semantics of don't cares, so as to guarantee correctness of the nal implementation. Several common meanings of don't care" will be considered and their respective conditions for design correctness will be derived. Several practical problems involving one kind of don't care, where design correctness can be guaranteed, will be discussed. These practical issues include: specifying don't cares in a language description, deriving them during high-level synthesis, and optimizing logic in their presence. Experimental results showing the impact of don't cares on logic quality are presented.
Introduction
Current digital designs are done in a range of abstraction levels. In most cases the design is described in a hardware-description language and may i n volve b e h a vioral, register-transfer RT and logic or gate-level partitions. Current synthesis systems operate mostly at the RT level and gate level, but high-level synthesis techniques are gradually being incorporated into existing systems. This di erentiation of abstraction levels has important e ects on speci cation, synthesis and quality o f results. The use of don't-care conditions has implications on the whole design process, including methodology, speci cation, synthesis and veri cation. This paper analyzes several issues related to don't cares from a theoretical as well as a practical perspective.
A t ypical example of a don't care situation, which will be referred to in later sections, is shown in Figure 1 . The instruction decoder in Figure 1 has two outputs, ALU control and is legal.
The latter is a one bit signal indicating whether the instruction is legal. While the logic inside Instr decode is supposed to be synthesized in isolation, the designer is familiar with the rest of the design and therefore can tell synthesis that ALU control is irrelevant for illegal instructions. Synthesis should then use this don't care information in optimizing Instr decode.
In this paper, a don't care" will mean information allowing more than one correct implementation. For example, the way is legal is used in gating the output of the ALU in Figure 1 allows more than one correct implementation of Instr decode, and therefore information about the gating is an example of a don't care.
The following problems will be discussed in this paper: 1. How to specify don't cares . In the case when a design is speci ed through PLA tables, speci cation of don't cares has been done in the form of separate don't care cubes", as done for example by Espresso 1 . This approach is limited because it uses a two-level representation and therefore it is not e cient i f a l a r g e n umber of cubes is required. Moreover, PLA tables are normally used to represent c o n trol logic, but not datapath. This precludes the ability t o pass don't-care conditions from the datapath to the controller and back, possibly restricting optimizations.
Normally designs are not given in terms of PLA tables, but rather in the form of high-level and register-transfer-level RTL languages, which a l l o w for the concise description of large designs, commonly including control and datapath in the same partition. In this context it becomes important to be able to describe large don't-care sets spanning control and datapath. Section 5 considers three common don't-care speci cation methods. 2. How to derive implicit don't cares from the input description. As the abstraction level of descriptions moves towards RT a n d b e h a vioral levels, the design space grows; consequently it is expected that the don't-care set also grows. Therefore, it is important to be able to extract don't-care conditions during RTL and high-level synthesis 2, 3, 4 . The Become system 2 i s able to derive limited don't-care information based on If-Then-Else or Case statements. In 3 behavioral don't cares related to registers, multiplexers and ALUs were derived by high-level synthesis. In 4 , don't cares were used to minimize the dependency of the control logic on late input signals in order to minimize delay. In all these approaches, the don't-care set was represented as cubes two-level representation which w ere passed to Espresso, Nova 5 o r Mustang 6 for logic optimization and state encoding. Section 5.3.2 deals with don't cares implied by the description and the semantics of the language and a subset of those created by high-level synthesis. Namely, this paper looks at don't cares implied by the use of multi-bit variables and unreachable states created by scheduling. As an example of a don't care related to multi-bit variables, consider the case where an input is declared as an integer ranging from 0 to 4. This input requires 3 bits, however, by de nition it will not assume all values representable in 3 bits. Thus, values 5, 6 and 7 can be used as don't-care conditions. There are other types of behavioral don't cares created by high-level synthesis, which h a ve been presented in 3 and are not the subject of this paper. 3. How to de ne the meaning of don't care. The design language needs to de ne the behavior of a correct implementation. A rigorous de nition of the term don't care" is important because on one hand there are many di erent i n terpretations of that word, and on the other it is essential that the various tools in a methodology use the same interpretation. Section 3 contains two existing formalism partial functions and Boolean relations as well others used in the rest of the paper. 4. How to verify the design speci cation in the presence o f d o n 't cares . Throughout the paper it is assumed that a design is divided into several partitions, and there is some don't-care information associated with both the design and each partition. While synthesis is performed one partition at a time, design veri cation usually simulation-based is performed on the whole design and must include verifying the don't care information. This paper is independent o f h o w design veri cation is performed, but it is assumed that design speci cation is correct. In other words, correctness of an implementation is always de ned with respect to its speci cation, whose correctness is assumed. 5. How to represent the don't cares in an e cient way for synthesis. Conciseness of the representation becomes increasingly more important because interactions between synthesized partitions increase as designs become more complex. Existing representations include cubes 1 and BDDs 7 , both of which m a y exhibit exponential growth in relation to an equivalent gate network. The representation used in this paper Section 4 uses gate networks, so as to avoid restrictions on the size of don't cares . Each of the methods in Section 5 describes how the explicit and implicit don't-care conditions are translated into a network representation suitable for logic synthesis. 6. Given a don't-care r epresentation, how to take advantage of it during logic synthesis. This issue has been the subject of most of the literature on don't cares 1, 8 , 9 , 1 0 , 1 1 and is closely related to the above issue of don't-care representation. The approach in this paper Section 6 relies on a test generator, as that is designed to operate on a gate network directly. 7. When correct implementations of all the partitions are put together, will the result be a c orrect implementation of the whole design? In the absence of any don't cares, correctness of the whole design is ensured by correctness of each partition. This desirable property is harder to satisfy in the presence of don't cares, and conditions for achieving it are given for each o f t h e three speci cation methods in Section 5.
To clarify the scope of this paper the following meanings of don't care" will not be discussed because they do not imply any c hoices in implementation.
An input is sometimes called a don't care if a function does not depend on it. That is a property of a function without introducing any c hoices.
F or the same reason a don't care literal of a cube is not the subject of this paper. Some design languages allow expressions of the form if a 0 to 2 = "0-1"
, wherè -' is called a don't care. Such a don't care is merely a syntactic convenience, which does not introduce any c hoices of implementation; it is used to remove a 1 from the test. However, if`-' can be assigned to variables and propagated through the design then it will be treated in Section 5.2. -The expression don't care" sometimes denotes information given to a static timing analyzer directing it to ignore certain false timing paths. While false timing paths will be a subject of this paper, it will not be referring to any designer directive identifying speci c paths.
-So called internal" or implicit" don't cares 8 are an important issue for synthesis systems based on PLA optimization 12 , and they can be viewed as implying some choices in implementing a PLA. Since the system in this paper is not based on PLA optimization, it will not consider internal don't cares. Only external don't cares will be treated. The term external don't cares" will not be used because it is commonly used in a context excluding Boolean relations 11 , whereas the use of the word don't care" in this paper will include Boolean relations. This paper deals with combinational circuits and combinational don't cares only. Sequential don't cares 13 are not considered. Therefore the terms primary inputs and outputs will include outputs and inputs of memory elements.
Terminology
B denotes the set f0,1g. H o wever, this paper will also consider multi-valued logic e.g., non-Boolean 'X', '-', etc.. The letters s; t will denote values, while s;t will denote vectors of values. The term network of gates" will be used throughout the paper. Informally a network is an interconnection of nodes, each representing a function of several inputs and several outputs. Networks will be used in several contexts. A partition" e.g., the logic representing the inside of the block Instr decode in Figure 1 will refer to a network being synthesized. A design" everything in Figure 1 will denote the amount of logic being veri ed simulated. A design may be too large to be synthesized at once and therefore it is divided into several partitions. Formally partition" and design" are both networks; these terms will be used selectively to guide the reader to the right context.
De nition 2 :
A network is a quintuple a set of nodes, a s e t o f pins, a set of edges, a sequence of nodes called primary inputs, and a sequence of nodes called primary outputs, all satisfying the following constraints: -F or each node there is a sequence of input pins and a sequence of output pins. Either sequence may b e e m p t y.
-Each edge has a source pin and a sink pin. The source pin must be an output pin of some node and the sink pin must be an input pin of some node possibly the same node.
-Each input pin is the sink pin of exactly one edge, called the incoming edge, and each output pin is the source pin of one or more edges, called the outgoing edges.
-The sequence of primary inputs consists of nodes with no input pins and one output pin. The sequence of primary outputs consists of nodes with no output pins and one input pin. Figure 3 is an example of a network with six nodes, four edges, two primary inputs named a and b and two primary outputs named c and d. T h e s h a p e o f t wo of the nodes suggests that they have the inverter function, although De nition 2 does not talk about nodes having any function. The function of nodes and the interpretation of a network are de ned below.
De nition 3 :
An interpretation of a netwo r k o n a s e t S is an assignment of a possibly partial function to each node other than primary inputs and outputs. A node with N input pins and M output pins must be assigned a function S N ! S M . A n interpreted network is a pair network, interpretation . Note that a node with no input pins is either a primary input or it is assigned a constant function.
De nition 4 :
A function f : S N ! S depends on its rst variable i there exist values s 1 S; s 2 S; t S N,1 , so that fs 1 ; t and fs 2 ; t are both de ned, and fs 1 ; t 6 = fs 2 ; t.
Analogously, dependence can be de ned on any input variable other than the rst. For a function f : S N ! S M , the i-th output depends on the j-th input if f projected on the i-th output depends on the j-th input. If a function is assigned to a node, then an output pin i depends on an input pin j of the node if the function of the i-th output depends on the j-th input.
De nition 5 :
For two functions f 1 : S N ! S M and f 2 : S N ! S M , f 1 has no more dependencies than f 2 , provided whenever the i-th output of f 1 depends on the j-th input then so does the i-th output of f 2 .
As explained later, it will be important that an implementation f has no more dependencies than its speci cation f U .
De nition 6 :
A topological order of an interpreted network is an assignment o f i n tegers to edges with the following properties: Only edges sharing the same source pin may be assigned the same integer.
If an output pin OutPin depends on an input pin InPinthen the integer assigned to any edge attached to OutPin must be higher than the integer assigned to the edge attached to InPin. This paper considers only interpreted networks with a topological order.
De nition 7 :
If a network with N primary inputs and M primary outputs is interpreted on a set S of values, and has a topological order then it computes a function F : S N ! S M de ned by the following procedure. Let s S N be any g i v en input vector. First assign a function to each primary input node it will be the corresponding constant from the input vector s. Then compute a value for each edge in topological order. The values computed for primary outputs constitute Fs. But if during the computation the value of any edge is unde ned then Fs is also unde ned.
Although not in the scope of this paper, it can be proven that even if a network has several topological orders, all of them give rise to the same function. 
Formalism
It is essential that all the tools used in a methodology, s u c h a s s i m ulation, high-level synthesis, logic synthesis, implementation veri er, etc, have the same understanding of the design language semantics in general and don't cares in particular. The common way o f a voiding misunderstanding is to de ne a common formalism for representing the semantics. Let's consider Figure 2 from the point of view of implementation veri cation. It has to determine whether a given netlist e.g. in EDIF is a correct implementation of a given speci cation e.g., in VHDL 14 . The meaning of that task is given by a formalism for both the implementation and the speci cation, and by some correctness relationship between the two. Normally there is no choice in the formalism for the implementation it is a total boolean function given by s i m ulation semantics. However, when de ning a design language one has the choice of de ning both the formalism for the speci cation as well as the correctness relation between the two formalisms.
In the absence of any don't cares the speci cation is represented also by a total boolean function and the correctness requirement is simply that the two functions be identical. In the presence of don't cares this simple de nition of correctness is not applicable because the very essence of don't cares is supposed to allow more than one correct implementation. This section is concerned with the problem of de ning correctness in the presence of don't cares .
Not all de nitions of correctness are equally desirable. Any de nition of correctness should satisfy the trivial property of declaring an implementation correct whenever it happens to be identical to the speci cation.
Another important property is replaceability", which is normally taken for granted in designs without don't cares, and which can be explained as follows. A de nition of correctness applies to each partition as well as to the whole design. Suppose that the speci cation of one partition is replaced by its implementation and suppose that the resulting design with the one partition replaced is correct with respect to the original design. In this case, the partition speci cation is said to be replaceable 15 b y its implementation. In a methodology which infers correctness of the whole design by v erifying the implementation of each partition separately, it is essential that correctness of a partition implies replaceability. Section 5 will establish conditions for correctness to imply replaceability in the presence of don't cares.
The most common don't-care formalism is that of a partial function. In the instruction decoder example in Figure 1 , the speci cation would be given by t wo partial functions one for ALU control and one for is legal. The don't-care information can be represented by making the ALU control function unde ned for illegal instructions.
De nition 8 :
A function f is correct with respect to a partial function f U i f U f.
Partial functions are inadequate to describe some don't care situations 11 , because an implementation is free to output any v alue for each unde ned input pattern. For example, in Figure 3 there is a partition with inputs a; b and outputs c; d. That partition is embedded inside a design in Figure 4 that XORs the outputs c; d. This gives some freedom in the implementation; for example, both inverters can be removed without changing the functionality of the whole design. There is no partial function capable of specifying all the correct replacements for P without also allowing incorrect replacements. To see that, suppose there is a partial function Q that speci es ALL the correct implementations of P. F or input 0,0, Q would have t o a l l o w the output 1,1 because that is the response of the implementation in Figure 3 on input 0,0. For the same input 0,0, Q would also have to allow the output 0,0 because that is the response of the implementation with both inverters removed, which is also correct. The existence of two correct output patterns force Q to be unde ned on 0,0.
But that allows an implementation generating output 1,0 on input 0,0, which is not correct. 
De nition 9 :
A function f is correct with respect to a Boolean relation f U i f f U .
Boolean relations are also inadequate to describe some don't-care situations because an implementation function is free to chose the result on one input pattern independently of its choices for other input patterns. For example, suppose that the partition of Figure 3 is embedded in the network of Figure 5 . This gives some freedom in the implementation; for example, the partition P could be implemented by a constant function always outputting 1,0 independently of the inputs a,b. This is because whether P is implemented using the function in Figure 3 or using the constant function, the design in Figure 5 still outputs the constant 1. There is no Boolean relation capable of specifying all the correct implementations, without also allowing incorrect ones.
To see that, suppose there is a Boolean relation R that speci es ALL the correct implementation functions of P. R0,0 must include 1,1 because 1,1 is the response of the implementation in Figure 3 on input 0,0. For all inputs, R must include 1,0 because that is the response of the constant function discussed in the previous paragraph. As a result, R would have to allow function f to output 1,1 on input 0,0, and output 1,0 on the other three input patterns. If this f is assigned to node P in Figure 5 , then for input B = 0 the new design will oscillate i.e., it will not have a topological order, whereas the original design did not oscillate. Thus the requirement that R allow ALL correct implementations forces it to allow an incorrect one as well.
The formulation in this paper is not limited to partial functions or Boolean relations. The meaning of a don't-care situation will be de ned simply by giving the criterion for an implementation to be considered correct. Such a criterion de nes a set of functions, which is the speci cation formalism in Figure 2 . Replaceability will be de ned based on a given notion of correctness.
The examples in Figures 4 and 5 consisted of a network Design with a distinguished node P. E a c h n o d e o f Design computed some function; let f U Figure 3 be the function of P. The assignment of a function to each n o d e o f Design determined a function F U computed by the whole Design. F or the purpose of illustration, F U is considered the only correct implementation function of the whole design. If P is given a di erent function f, w h i c h causes the whole design to compute a possibly di erent function F, then replaceability implies that f can replace f U if F = F U .
Replaceability is important when a design is divided into several partitions synthesized separately. After synthesizing all the partitions, their implementations are combined into an implementation of the whole design. There are several ways of making sure that this resulting implementation behaves as speci ed. One approach i s t o s i m ulate the implementation, but that is less e cient than simulating the unsynthesized design speci cation. Another approach i s t o s i m ulate the design speci cation before synthesis, and then formally verify that the implementation is correct with respect to the speci cation. But designs tend to be too large for existing veri ers to handle. Moreover, it is di cult to nd the possible causes of implementation errors using either approach.
Therefore a common practice is to eliminate completely the veri cation of the whole design implementation. Instead, the implementation of each partition is veri ed, and if they are all correct, it is assumed that their combination will result in a correct design. Therefore with this approach it is essential to make sure that correctness of all the partitions implies correctness of the whole design, i.e., that correctness implies replaceability. H o weve r , a s i t w i l l b e s h o w n , i t i s n o t easy to devise a design language that allows don't cares and whose de nition of correctness implies replaceability.
De nition 10 :
An embedding of a function f : S N ! S M is a triple Design; Partition; I , where Design is a network containing a node Partition with N input pins and M output pins. I is an interpretation of Design with two properties: -The node Partition must be assigned the function f.
-The interpreted network Design, I m ust have a topological order.
De nition 11 : Let f : S N ! S M and f U : S N ! S M be two functions, and let Design; Partition; I U b e a n embedding of f U . Let I be the same interpretation as I U except that Partition is given the function f instead of f U . Then f is a safe replacement for f U in the embedding Design; Partition; I U i a n y topological order of Design; I U is also a topological order of Design;I , and i f Design; I U has a topological order then the function computed by Design; I is correct with respect to the function computed by Design;I U .
The term correct" in the above de nition will be de ned for each kind of don't cares in Section 5, which will then give a meaning to safe replaceability" particular to that kind of don't care.
Representing Don't Cares
In order for logic synthesis to take advantage of don't cares they have to be represented in a form that is concise and suitable for logic optimization. As stated in the introduction, this work uses gate networks as opposed to cubes or BDDs because of their expressive p o wer and conciseness. Section 5 shows how these networks are generated for each don't-care speci cation method, and Section 6 explains how they are used during optimization.
For each don't-care speci cation method the designer input is formalized as a function f U , which might be total or partial, Boolean or multi-valued. From this function f U two n e t works are generated care network and don't-care network see Figure 6 . The care network computes some total boolean function f 0 , which is one correct implementation, and can be chosen arbitrarily from the set of all correct implementation functions. The don't-care network is used to specify how the care network can be changed from computing f 0 into computing some other function f, which is also correct. The two networks together will be called the merged network. The assignment o f 0 t o D is arbitrary and could be replaced by a n y other constant. The important thing is that the propagation of d to D is gated by the care condition. The don't-care network is always constructed so that replacing f 0 by a n y correct function f will preserve t h e functionality of the merged network. Conversely, only a correct f will be able to replace f 0 without changing the functionality of the merged network.
In the previous example, the primary inputs a, b, c into the care network do not need to be processed by the don't care network. But in general the don't-care network may be quite arbitrary as long as the merged network of Figure 6 has a topological order.
Specifying Don't Cares
Three kinds of don't cares will be considered. For each kind of don't care, the following will be discussed: 1 how to specify the don't cares or derive them from a design language, 2 the meaning of the don't care in terms of correctness of an implementation, 3 the conditions for safe and universal replaceability, and 4 how to construct the care and don't care networks for synthesis.
The Whole Design Provided To S y n thesis
In this scenario, synthesis is allowed to examine the whole design and use that information while optimizing an individual partition. Consider the instruction decoder in Figure 1 . The designer provides a network with one possible implementation of Instr decode f U and allows synthesis to look at the rest of the design embedding Instr decode. The fact that the ALU outputs are used only in case of legal instructions is su cient f o r s y n thesis to perform optimizations on Instr decode without any other don't care information from the designer.
The care and don't care networks Section 4 are constructed very simply. The care network is the partition computing f U itself thus f 0 = f U , and the don't care network is the rest of the design. The formalism Section 3 for representing the speci cation consists of a total boolean function f U for the partition being synthesized plus a particular embedding of f U . Correctness is de ned with respect to this embedding.
De nition 13 :
A function f : B N ! B M is correct with respect to a function f U : B N ! B M in a given embedding Design; Partition; I U o f f U i a n y topological order of Design; I U is also a topological order of Design;I , and i f Design; I U has a topological order then the function computed by Design;I is identical to the function computed by Design; I U . As in De nition 11, I is obtained from I U by assigning f to Partition.
Correctness has been de ned exactly to imply safe replaceability where correctness of a whole design requires identical functionality. However, since it is de ned relative to a speci c embedding, it cannot imply universal replaceability.
While this method of speci cation is both convenient a n d p o werful, it has several methodology problems. First, synthesis will be slowed down by examining the entire design. Secondly, v eri cation of the synthesized partition must take i n to account the don't care information, that is, the whole design. That may be too large of a network for existing veri ers to handle.
Another problem is the lack of universal replaceability. P artitions cannot be changed independently of each o t h e r a c hange in one partition requires resynthesis of all others. Therefore this don't care speci cation method is e ective only when safe replaceability is su cient, and veri cation problems can be solved.
The reason for the lack of universal replaceability is the fact that don't care information is represented externally to the partition being synthesized. Therefore the next two methods will have the don't care information as integral part of the partition.
Non-Boolean Values
In some design languages it is suggested that don't cares be expressed using special non-boolean values, e.g. X. In the instruction decoder example Figure 1 , ALU control would be assigned X in case of an illegal instruction.
A simple example of a partition using an X value is the following: The semantics of such m ulti-valued logic is normally de ned by a simulator. In this paper a so called conservative" simulator is assumed, as is used for instance in VHDL, where simulation semantics is de ned for a network, whose nodes have been assigned VHDL operators. The semantics is given by a simulation table for each operator. Therefore a speci cation is assumed to be given by a network interpreted on a set S of values. Following De nition 7, a partition then computes some function f U : S N ! S M . The set S is assumed to contain the boolean values 0,1, among others. In the above example of Partition1, S = f0,1,Xg and the network for f U is obtained in the usual way from the textual representation.
To our knowledge there is no general agreement o n h o w to de ne correctness of an implementation which is a boolean function with respect to a multi-valued speci cation. In this paper correctness will be de ned by assuming a given rule as to which boolean values can replace nonboolean values appearing on primary outputs. For example, consider the following values S= f0, 1, L, H, Xg; one might specify that L appearing on primary output must be implemented by 0 , H m ust be implemented by a 1 a n d X m a y be implemented by either 0 or 1. For notational convenience this information will be assumed given as a partial order read less de ned than" on the set S of values. In this example, the partial order would be L 0, H 1, X 0, X 1. Note that an implementation is not allowed to generate 1 where speci cation generated 0 because the partial order does not contain 0 1.
The order can be extended in the usual way t o a v ector of values component-wise. Then in terms of Section 3 the meaning of non-boolean values is as follows.
De nition 14 :
A function f : S N ! S M is correct with respect to a function f U : S N ! S M i for any s S N , f U s fs. has only one correct implementation, namely itself. It can be seen that by replacing Partition1 by either of the two correct implementations an incorrect design results. Thus neither implementation is a safe or universal replacement for Partition1. This is a signi cant problem because with existing design languages it is not easy for a designer to determine whether there even exists an implementation of his speci cation that would yield a correct design. Therefore, it becomes important t o d e v elop the necessary and su cient conditions for correctness to imply universal replaceability.
De nition 15 :
A set G of functions is closed i it has the following property. Consider any n e t work and any i n terpretation using functions from G so that there is a topological order. Then the function computed by the interpreted network is also in G. 
De nition 16 :
A function g : S P ! S Q is monotonic on a set T S i gs U gs for any s U ; s satisfying the following two conditions: a s U s b s U T P and s 2 T P For example, assume that a design language de nes X 0, X 1 and provides the operators NAND and COMPARE. The latter is de ned by C O M P ARE0,0 = COMPARE1,1 = 1, and COMPARE0,1 = COMPARE1,0 = 0. Suppose that the two primitive operators are extended to the value X by outputting X whenever any input is X. Then the two primitive operators are monotonic and hence all functions in AllF are monotonic. In contrast, suppose that in extending COMPARE from boolean logic to ternary logic it was required to always return a boolean value as VHDL requires. Then it is not possible to make C O M P ARE monotonic. To see that, consider the question of how to de ne COMPAREX,0. Let gs = COMPAREs,0. If gX = 0 then the monotonicity property is violated because X 0, but gX6 g0. A similar violation occurs if gX = 1.
It is important f o r AllFto be monotonic because as the next two theorems show monotonicity is a necessary and su cient condition for correctness to imply replaceability.
Theorem 1 :
Assume that every function in AllFis monotonic on a set S and let f : S N ! S M and f U : S N ! S M be two functions in AllF. T h e n f is a universal replacement for f U i the following are true: 1 f is correct with respect to f U . 2 f has no more dependencies than f U .
Condition 2 is needed to prevent the following situation. A function f U is de ned to be independent of its input variable a, and its output b is always the constant X. An implementation f makes b = a. The implementation is correct, but if the partition were embedded in a design where the output b is connected to the input a through an inverter then the design would oscillate i.e.,
would not have a topological order.
Proof:
First suppose that f is a universal replacement f o r f U . To prove condition 1 consider an embedding Design; Partition; I U o f f U , where the node Partition receives its inputs directly from N primary inputs, and the outputs of Partition go directly to M primary outputs. Then the function of Design;I U is identical to f U . Let I be same as I U , except that I assigns f to Partition. Then the function of Design;I is identical to f. T h us the correctness of f with respect to f U follows directly from De nition 12 of universal replaceability.
To prove condition 2 suppose that the i-th output of f U does not depend on the j-th input; it needs to be proven that the i-th output of f does not depend on the j-th input either. Consider an embedding Design; Partition; I U o f f U . Besides the node Partition, the network Design has N , 1 primary inputs and M primary outputs. Each output pin of Partition is connected to a primary output. Each input pin of Partition is connected to a primary input, except for the j-th input pin. The j-th input pin of Partition is connected directly to the i-th output pin. Since the i-th output of f U does not depend on the j-th input, the interpreted network Design;I U d o e s have a topological order. By the assumption that f is universally correct with respect to f U , that topological order must be preserved in the interpretation I that assigns f to Partition. Therefore the i-th output of f cannot depend on the j-th input.
Supposing that conditions 1 and 2 hold, it can now be proven that f is universally correct with respect to f U .
Consider any e m bedding Design; Partition; I U o f f U and let the interpretation I be as given in De nition 11. Let F U be the function computed by Design; I U . De nition 11 requires that Design; I h a ve the same topological order as Design; I U and that the function F computed by Design; I be correct with respect to F U .
Condition 2 of the theorem ensures that any topological order for Design;I U c a n b e a l s o u s e d for Design; I .
In order to show t h a t F is correct with respect to F U one has to prove that F U z Fz for any z. By induction on the topological order, the following can be proven for any edge V :
Let v U be the value of the edge V in Design; I U and v be the value of the edge V in Design;I ;
The proof of the theorem will be completed by proving 1 because F U z Fz follows from 1 applied to primary outputs.
Case i: The edge V is not attached to an output pin of the node Partition. Let g be the function of V in terms of output pins of Partition. That means, g is the function computed by the network obtained from Design as follows: Delete the node Pa r t i t i o n , create a primary input node for each output pin of Partition, create a primary output node as a sink for V , delete all other primary outputs of Design and all nodes feeding only those primary outputs, change all primary inputs into constant nodes their interpretation is given by the input vector z.
The function g, being computed by a n i n terpreted network, must be in AllF, hence it is monotonic. Consider only those P outputs of Partition on which g actually depends and let s U ; s be the values on those P outputs in Design; I U and Design;I respectively. Since those P outputs of Partition must precede V in the topological order, their values satisfy 1, i.e., s U s. By premise of the theorem g is monotonic, hence gs U gs, which proves 1.
Case ii: The edge V is attached to an output pin of the node Partition. Let 
QED
To a c hieve universal replaceability s y n thesis must ensure condition 1 of Theorem 1 as usual. Synthesis must also ensure condition 2, which is normally not a problem. The design language de nition must guarantee monotonicity of all operators. The monotonicity condition is actually necessary as stated below.
Theorem 2 :
Suppose that for every pair of functions f : S N ! S M and f U : S N ! S M satisfying conditions 1 and 2 of Theorem 1, f is universally correct with respect to f U . Then every function in AllF is monotonic on the set S.
Proof: The proof requires showing that gs U gs, for any function g : S P ! S Q in AllF, and any v alues s U , s satisfying De nition 16. Consider a network Design with no primary inputs, with Q primary outputs, and two other nodes. Node Partition has no input pins and P output pins. Node G has P input pins and Q output pins. The inputs of G are connected directly to the outputs of Partition and the outputs of G are connected directly to primary outputs.
Let f U be the function with no inputs and constant output s U , a n d f be the function with no inputs and constant output s. Please note that the two functions satisfy conditions 1, 2 of Theorem 1. Let I be the interpretation assigning f to Partition and g to G. L e t I U be the interpretation assigning f U to Partition and g to G. Since by premise of the theorem f is universally correct with respect to f U , then g U s U gs.
QED
Having considered what is needed for design correctness in general, one can now apply those concepts to don't cares.
De nition 17 :
Let T be a set of values on which all the functions in AllF are monotonic. A synthesis care 0 value must be implemented as 0 and a synthesis care 1 value must be implemented as 1. A synthesis don't care value can be implemented as either 0 or 1. There are two kinds of synthesis error values. One kind are values t T for which neither t 0 n o r t 1. If a speci cation ever allows such a v alue t on a partition output then the speci cation has no correct implementation. The other kind of synthesis error values are those that are not in T. F or those, there may be a correct implementation of the partition, but not of the whole design. It will be shown how to generate an implementation in Section 5.2.1.
If t T ; t
Unfortunately, current design languages, VHDL and Verilog, do not o er monotonicity o n a n y set T larger than f0,1g. The main reason are statements like "if a = b ...", which existing design languages require to select either the then-clause or the else-clause. As discussed above, as long as comparison for equality is required to yield a boolean value even for non-boolean inputs, monotonicity cannot be achieved. Theorem 1 is contingent upon De nition 14 of correctness. Replaceability could be ensured if correctness were de ned di erently, for example, as follows. For every input and output port of the speci cation f U , a correct implementation would have t o h a ve s e v eral binary ports. These binary ports would encode the values that can pass the single port of the multi-valued function f U .
This way correctness would imply universal replaceability, but one would not be able to express any don't cares. Implementations would no longer be free to replace X with 0 or 1. Moreover, the expense of encoding the non-boolean values would be prohibitive.
Consequently, no design methodology can have all of the following desirable properties: 1. Use of existing design languages e.g., VHDL, Verilog 2. Guarantee of design correctness 3. Separate synthesis of partitions 4. Separate veri cation of partitions 5. Existence of synthesis don't care values Some methodologies give up property 4, forcing the simulation of the whole design after implementation. Some methodologies such as the one used in this paper give up requirement 5 and do not use X as a synthesis don't-care value. Instead, it uses other ways of specifying don't cares, as shown in Section 5.3.
Care and Don't-Care Networks
Regardless of how a methodology deals with the replaceability problem, there is a need to generate implementations that are correct with respect to multi-valued speci cations. This section explains how to construct the care and don't care networks, which yield all correct implementations for a given multi-valued function f U : S N ! S M . The care network computes a function f 0 : B N ! B M , which is correct with respect to f U in the boolean domain only. According to De nition 14, a correct implementation has to accept non-boolean values because it considers the situation of embedding an implementation together with other partitions generating non-boolean values. However, in practice all partitions are implemented, such that when given Boolean inputs they produce Boolean outputs only. Therefore it is su cient for the implementations to be correct on Boolean values only.
The construction of the care and don't care networks will be explained using the example of Partition1 and Partition2 of Section 5.2. They have t o b e c o m bined into one larger partition see Figure 8 , which i s t o b e s y n thesized as a whole, because as showed in Section 5.2 it is not possible to synthesize them separately and obtain a correct design. The network computing f U is the interpreted network Spec, a s s h o wn in Figure 8 . The care and don't care networks, which together form the merged network Figure 9 , are generated as follows. The merged network should have a s m a n y primary inputs and outputs as Spec. Each primary output of the merged network is the result of ANDing an output of the care network with a condition expressing that the output is a synthesis care value. For each edge V in Spec two e d g e s V f and V X are generated in the merged network Figure 9 .
The logic feeding them will be built so that V X = 1 whenever V = X, V X = 0 and V f = 0 whenever V = 0 , V X = 0 and V f = 1 whenever V = 1 .
The construction proceeds according to the topological order of Spec. If V is a primary input then V X is implemented as the constant 0 because only boolean values can propagate between implemented partitions. The edge V f is the output edge of the corresponding primary input in the merged network being built.
If V is the constant 0 then V X = 0 , V f = 0 . If V is the constant 1 then V X = 0 , V f = 1 .
If V is the constant X then V X = 1 , V f = 0 or 1. This nondeterminism in the implementation of the constant X will be discussed later.
If V is not a primary input or a constant t h e n V X and V f are implemented based on the function of V 's source node using the already existing implementations of the source node's inputs. That will be illustrated later using the example of Partition1 and Partition2.
If V is a primary output then the corresponding primary output of the care network and the primary output of the merged network are de ned as follows. The primary output of the care network must evaluate to 1 whenever V evaluates to a synthesis care 1 value, and must evaluate to 0 whenever V evaluates to a synthesis care 0 value. In the case of S = f0,1,Xg the output of the care network is identical to V f . The primary output of the merged network is the primary output of the care network V f ANDed with the condition that V has a synthesis care value. That is, the primary output of the merged network is equal to ANDV f , NOTV X .
Having de ned the merged network, the care network consists of all the nodes needed for the computation of any of the care network's outputs, and the don't care network consists of the rest.
Please note that Figure 9 shows b0 f and b1 f as outputs of the care network; that is a simpli cation designed to avoid crowding of the gure. In reality the logic computing b0 f and b1 f must be replicated in the don't care network because only c f and d f are outputs of the care network.
Next the example of Figure 8 and Figure 9 will be considered in greater detail. VHDL semantics for all the nodes is assumed. In the two gures there are several kinds of nodes:
input node for a, output nodes for c and d, constant nodes for 0", 1", and X", AND gates, i n verters, comparators Comparators take t wo inputs and generate 0 or 1 depending on whether the two inputs are equal, m ultiplexors Multiplexors have one control input on the side plus two data inputs, and they output one of the data inputs, namely, i f t h e c o n trol input is 0 then the output is the data input closer to the control input. The output of a comparator and the control input of a multiplexor will always have a Boolean value.
The edges are labeled with variable names; there are three variable names appearing in Figure 8, which do not appear in the textual de nition above a1; b 1; b 0; they are needed because if a = 1" is implemented as a comparator and a multiplexor with a1 connecting them. The merged network in Figure 9 has also primary outputs C and D; these two outputs must preserve their functionality throughout optimization. The primary outputs of the care network are c f and d f and their functionality m a y c hange during optimization. To illustrate the construction consider the comparator output a1. It is expected to have the value 1 if a=1 and 0 otherwise. Since a1 i s a l w ays Boolean, a1 X is implemented as the constant 0 in Figure 9 . For purposes of illustration Figure 9 actually shows a1 X although it is not needed and can be removed. The implementation a1 f is 1 when a is 1 which implies that a is a Boolean, a X is 0, and a f is 1. Similar rules apply to the other two comparators.
As mentioned above, some arbitrary choices were made in constructing the merged network.
There are two w ays of encoding the constant V =X, namely either by V X = 1; V f = 0, or by V X = 1; V f = 1. Depending on the choice, Figure 9 would change; the second input into the multiplexor de ning b f would be either 0" or 1". Please note that for both choices the network de nes the same function, namely c f = nota, d f = 1. Some arbitrary choices were also made when de ning an output of the care network. An ideal synthesis system should nd an optimal implementation regardless how the above c hoices are made. A heuristic synthesis system may g i v e di erent implementations depending on those choices, but it may be di cult to predict which c hoice will result in the best implementation.
Don't Cares Representing Impossible Conditions
This section discusses a type of don't care which represents conditions that should never happen in the design. These conditions can involve primary inputs e.g., two inputs are never on at the same time or latch outputs e.g., a state is unreachable; both are conditions on inputs into the combinational part. The validity of such don't cares that is, checking that such conditions never happen is established during design veri cation e.g., simulation. This section presents two t ypes of such don't cares, namely, explicitly speci ed don't cares using language assertions and don't cares extracted by high-level and RT-level synthesis.
In order to de ne correctness, the speci cation is represented by a partial function, unde ned for inputs causing the don't care condition to be true. Correctness is then de ned by De nition 8;
that is, an implementation is correct if it gives the same outputs as the speci cation on the care set.
The don't cares of this section are a special case of non-boolean values of Section 5.2. Impossible conditions can be expressed by assigning X to all primary outputs when the don't care condition is true. Therefore Theorem 1 applies here, but becomes simpler because monotonicity is assured by restricting the possible values to boolean values.
Theorem 3 :
Let f : B N ! B M and f U : B N ! B M be two p a rtial functions. Then f is a universal replacement for f U i 1 f is correct with respect to f U . 2 f has no more dependencies that f U .
The don't cares of this section are weaker than those of Section 5.2; for instance, the original example of the instruction decoder Figure 1 cannot be expressed in terms of impossible conditions. On the other hand, universal replaceability is easy to guarantee.
The care and don't care networks can be built as described in the example of Section 4. Namely, the source description of the design becomes the care network, and the don't care network is built so as to gate the outputs of the care network with the given care conditions.
In practice, this representation is replaced by another one, more e cient for manipulations using a test generator. The don't care network has the same inputs as the care network, but has no outputs. Inside the don't care network there are special don't care boxes whose inputs are the impossible conditions. The construction will be described in greater detail in the following subsections, and Section 6 will describe how the don't-care network is used for logic optimization.
Since the don't cares of this section are the most practical ones from the point of view of an overall methodology, they have been implemented in the HIS 16 and BooleDozer 17 systems, and this implementation will be described in greater detail.
Explicitly Speci ed Don't Cares Using Language Assertions
The approach proposed in this paper for specifying don't cares explicitly is based on the use of the ASSERT statement in VHDL see Figure 10 . The assert statement allows the designer to specify Boolean expressions within the VHDL source, which c a n b e c hecked during simulation. These assert expressions, which used to be ignored by s y n thesis, are actually mapped onto a network and used for the purposes of optimization and veri cation. The expression given by a n assert statement should always be true otherwise the report message is printed during simulation, thus its inverse is a don't-care condition which can be used for optimization. Two t ypes of assert statements were adopted in this work, namely: don't-care and verify. A don't-care assert describes a condition whose cause is external to the partition being synthesized. In contrast, Verify asserts describe internal conditions which in a correct implementation should form a tautology when combined with the logic in the partition plus associated don't-care asserts. Verify conditions can be checked for tautology and used as a veri cation mechanism, but provide no extra information that synthesis can take a d v antage of. To be consistent with the way that don't-care asserts are represented, the verify logic is also inverted and BooleDozer checks it for 0 which is equivalent t o c hecking the assertion for tautology.
A t ypical use of these assert statements is illustrated in Figure 10 . Suppose that the two partitions are large and need to be synthesized separately. In this case, partition 2 will not know that the condition A = " 1 1 " n e v er happens unless a designer speci es that as a don't care. This is done by using a don't-care assert statement in partition 2.
At the same time, it is important that the designer implementing partition 1 make sure that the condition A = "11" indeed never happens. By using a verify assert statement in partition 1, the designer can check it during simulation and BooleDozer can formally check that the assert logic simpli es to 0. HIS synthesizes the expressions in assert statements and connects them to don't-care or verify boxes, according to the user string in the report message as shown in Figure 10 . BooleDozer then uses the assert logic to either simplify the network using don't cares see Section 6 or check the verify conditions. Another bene t of using assert statements in this way i s t o m a k e the synthesized result more independent from the style of the input description. Consider, for example, the following VHDL fragments, in which i t i s k n o wn by the designer that all bits of input A are orthogonal that is, only one bit is '1' at a time. Assert orthogonal_bitsA Report "Dontcare: A does not have orthogonal bits" Severity Error;
These three fragments, when synthesized, will normally produce di erent and unoptimal implementations. However, if an assert statement as shown above is used, then all three fragments will be synthesized to the same, optimal implementation.
Don't Cares Extracted by High-Level and RTL Synthesis
This section deals with two t ypes of implicit don't cares: those created by the use of multi-bit variables and those derived from unreachable states in nite-state machines.
Multi-bit Variables
Variables representing integers and enumeration types are widely used in modern hardware-description languages. For synthesis purposes, such a v ariable is mapped onto a bit-vector which m a y unnecessarily increase the design space represented by the variable. Consider, for example, an integer variable de ned with a range from 0 to 16. It needs 5 bits, however almost half the design space from 17 to 31 represented by 5 bits, by de nition, will not be part of the care set of the design.
The design may be optimized further if the condition A 16 is used as a don't-care condition.
The don't cares associated with unused values of multi-bit variables are extracted by HIS by analyzing the uses of multi-bit variables in conditional operations in the input description. For example, if a variable used in a Case statement in VHDL is compared with ve v alues, then it is implied that these values are the only ones assumed by the variable, and all other unused values can be used as don't-care conditions. This implication follows from the syntax of VHDL which requires all sequential Case statements and Selected signal assignment statements to be complete, that is, all values must be speci ed 1 .
In principle one could derive s u c h don't-care conditions in a more general way, b y looking at the type of the variable and all its assignments and uses. In descriptions with only simple assignments, it is possible to derive the set of values that a variable can assume by statically propagating values through assignments and uses which can be done using data-ow analysis techniques. However, in more realistic descriptions containing general operations this is not possible. The approach in this paper is conservative because it only looks at the constructs whose implied semantics unambiguously de ne the care set of values.
In order to guarantee correctness, the algorithm for extracting don't-care conditions must take into account all care conditions in the path leading to the use of the multi-bit variable. Consider, for example, the following fragment of a VHDL Process: This expression can be used as a don't-care condition for the optimization of the decoding logic. In the case of more complex descriptions with di erent conditions leading to the use of the multi-bit variables that is, to the Case statement, the don't-care expression must be restricted to the conditions under which the Case statement is executed. Consider the following extension to the previous example: Note that although the second case statement in the Example 4 is exactly the same as in Example 3, the don't-care expression derived in Example 3 cannot be used directly in Example 4. The di erence lies in the semantics implied in the two examples. In Example 3, the case statement was always executed, therefore in1 a n d mbv1 w ere always the same and the don't-care conditions derived from mbv1 could always be expressed in terms of in1.
In example 4, however, input in1 is compared with three sets of values the three case state- The algorithm for computing these don't-care expressions consists of three steps:
1. Compute a sub-expression representing the OR of all unused values of the multi-bit variable used in a Case statement, which is equivalent to the NOR of all valid values. 2. Compute the condition under which t h e Case statement is executed. This is done as part of synthesis and thus has no computational overhead. 3. The don't-care condition for the multi-bit variable used in the Case statement is given by the AND of the expressions computed in steps 1 and 2.
The HIS system maps these don't-care expressions into gates, representing the don't-care logic, as shown in Figure 11 .
Unreachable States
In a nite-state machine with N states, encoded using E bits, there will be 2 E , N unreachable states. The expression representing all unreachable states can be used as a don't-care condition for the optimization of the design.
Using unreachable states as don't-care conditions for logic optimization is not new and is commonly used by state encoding programs, such as Mustang 6 . In most cases, the unreachable states are added to the state transition table as output don't-care conditions that is, under those conditions the outputs and next states are don't cares, in a two-level representation. Then Espresso-like techniques are used to optimize the table.
In this paper the principle of using unreachable states is similar, however they are represented directly as a multi-level network, thus avoiding possible complexity problems of two-level representations.
A s a r e s u l t o f h i g h -l e v el and RTL synthesis, HIS produces a controller and a datapath. The controller contains a nite-state machine which uses a state decoder to produce signals representing all reachable states. The don't-care expression for unreachable states is given by the complement of all reachable states, which is implemented simply by a NOR gate with inputs coming from the state decoder. The don't-care expression for unreachable states in Example 4, assuming a sequential encoding in the minimum number of bits, is given by: DC4 = not State reg = "00" j State reg = " 0 1 " j Statereg = "10" 9
The don't-care expression representing all unreachable states is mapped into gates in the don't-care logic, as shown in Figure 11 . 
Logic Simpli cation Using Don't Cares
Given a care and a don't care network, this section describes how to optimize the care network, while taking advantage of the don't care network. During optimization the care network may c hange its function, but the whole merged network must retain its functionality this is the condition that guarantees correctness of the care network.
In BooleDozer a test generator 18, 1 9 is used during optimizations to perform Boolean reasoning. A test generator's main advantage is that it does not need any special representation of the logic such as cubes, BDDs, which m a y g r o w exponentially with the size of an equivalent network. This is especially important when dealing with don't cares, because of their potential volume. While the size of the don't care representation is an issue in some systems 20 , it is not a problem in BooleDozer because the don't care information is concisely represented by a network.
Furthermore, there is no loss of reasoning power in using a test generator. As it has been shown in 21 , any n e t work interpreted using primitive boolean functions can be converted to any equivalent network using transformations based on a test generator. The test generator needs to be asked only one kind of question Is a given pin redundant for stuck-at-0 or stuck-at-1?". This question is asked by s y n thesis transformations operating on a network and they use the answer in deciding whether a particular transformation is legal.
Test generators have been previously used for optimization with respect to don't cares in 9 . In contrast to that method, the approach used in this paper is more e cient and does not need any modi cations to existing test generators.
Synthesis transformations operate only on the care network, and are not even aware of the existence of the don't-care network. It is important that the don't-care network be invisible to synthesis transformations and timing analysis, so that they get a correct picture of the logic, including number of connections, fanout, etc. They perform optimizations subject to the don't cares, by letting the test generator determine the validity o f a n y logic change. The test generator sees the whole merged network and reports a particular fault as testable if it is testable in the whole merged network, not just the care network. In BooleDozer the test generator is used in this manner by redundancy removal, transduction 22 , selector generation 23 , false path elimination 24 , and incremental synthesis 25 .
In order to understand how the test generator is used for logic optimization, consider the network given in Figure 12 . Figure 12a shows the merged Care + Don't-Care network as generated by high-level and RTL synthesis. When optimizing the Care network, a redundancy removal algorithm asks the test generator, for example, whether input p of gate G 2 is testable for stuck-at-1. To answer this question the test generator rst sets all don't-care nets i.e., A 11 to 0. This forces the test generator to consider only those test patterns that make all don't-care nets 0. Then the test generator proceeds as usual when looking for a test pattern. In doing so, it must set net n 1 to 0 and net n 2 to 1 and propagate the values towards the primary inputs. This propagation reveals that both A1 and A0 have to be 1. This, however, forces the don't-care net A 11 to 1, which violates the initial assumption that don't-care nets should be 0. The result of this violation is that input p of gate G 2 is untestable for stuck-at-1 and can be connected to a constant 1. By similar analysis, it can be shown that input q of gate G 3 is also untestable for stuck-at-1. Consequently, both gates G 2 and G 3 can be eliminated, eventually resulting in the optimized logic shown in Figure 12b. 
Results
In practice the use of don't cares in synthesis in HIS and BooleDozer is restricted to the types of don't cares presented in sections 5.1 and 5.3. The results presented in this section use the types of don't cares shown in section 5.3.
Three experiments were devised in order to validate the approach in this paper. The rst two consist of running HIS and BooleDozer using the don't-care optimizations described, in two s e t s o f examples. Table 1 shows the results of running HIS+BooleDozer with and without don't cares, on small internal IBM design examples. All don't cares were explicitly speci ed by the designers using Assert statements. The same synthesis script was used whether don't cares were considered or not. Logic optimization and technology mapping were done with average area and delay e orts and simple timing correction was applied at the end. Table 1 : Synthesis results in area and delay, using DC and not using don't cares no DC. All examples contain don't cares speci ed using assert statements. is the di erence expressed as a percentage of the larger value.
The second set of examples has high-level synthesis benchmarks as well as design partitions containing don't cares coming from multi-bit variables and or unreachable states. Table 2 shows synthesis results in area and delay, with and without don't cares for these examples.
The third experiment T able 3 consists of comparing the results of HIS+BooleDozer using don't cares with the results of HIS + Mustang + Espresso + BooleDozer where don't cares were solely used by Mustang and Espresso. Two small nite-state machines containing unreachable states were used and both results used the same state encoding as given by Mustang and back-annotated onto the VHDL for the HIS+BooleDozer path. Table 3 gives the values of area and delay for the two machines.
From Table 1 it can be seen that don't cares speci ed by designers can have a signi cant e ect on area and delay. Table 2 shows that don't cares due to multi-bit variables and unreachable states, extracted by high-level synthesis, have a smaller average impact on area and delay, although signi cant in some cases. Most of the examples in Table 2 contained small don't care sets. shows that the approach presented in this paper is comparable in area and delay with the PLA optimization approach represented here by Mustang and Espresso. However, the approach i n this paper has the potential to use much larger don't-care conditions than the PLA approach. Furthermore, the approach in this paper allows don't cares to be taken advantage of at any stage of synthesis e.g., during timing optimization of mapped logic, not only during initial optimization. The extra CPU time used by HIS for the generation of the don't-care logic is negligible. The extra CPU time used in BooleDozer for the don't-care optimizations depends on the characteristics of the design. While extra time has to be spent taking into account the don't care logic, the reduction in the size and delay of the network causes the other algorithms to run faster, in some cases even reducing the total CPU time. In all the examples presented, the use of don't cares did not change the overall CPU time by more than 10.
Don't Cares and False Paths
During logic design it happens very often that a critical path reported by a static timing analyzer is false". That means that no input pattern can allow a signal to propagate along that path, and hence that path does not constitute a timing problem. Therefore, a lot of work has been done on analyzing false timing paths and reporting a more optimistic delay of a circuit 24, 2 6 , 2 7 . The general experience from published work is that it is rather rare to nd all the critical paths reported by a static timing analyzer to be false. This is in contrast to designers' experience where such a situation is very common. The purpose of this section is to consider whether the discrepancy might be due to don't cares; namely the designer knows some constraints of his environment, which h e does not tell the timing analyzer.
To t e s t t h i s h ypothesis several examples containing don't cares of the type described in section 5.3 were analyzed for false paths. However, most of the designs where a designer speci ed some assertions did not generate enough false paths. To increase the number of false paths, extra arti cial don't cares were inserted. How the arti cial nature of the don't cares impacts the results is explained later.
For false path analysis the algorithm of 24 w as used, where false paths are eliminated, at the expense of possibly replicating some nodes. The reported delay is then the delay calculated by a static timing analyzer. This approach is less accurate than, say, exhaustive s i m ulation, because the replication of nodes changes loading of nets. This again has an impact on the conclusions. Table 4 shows the results on several partitions. Each partition was synthesized by technology independent optimization, technology mapping, followed by simple fanout and power level adjustment. No timing correction was performed because the results would depend too much o n s p e c i c timing requirements. The synthesis was performed in two w ays without any don't cares and with don't cares. In the latter case it was asserted that random groups of primary inputs and latch outputs were hot-1 encoded. Table 4 : Delays depending on whether don't cares are considered for optimization and for timing analysis
The six columns of Table 4 will be explained one at a time. The rst column static" is the result of synthesizing each partition and them evaluating its delay using a static timing analyzer. The second column dynamic without DC" is based on the same synthesized logic, but delay is calculated only after eliminating false paths. That results in reduced delay for the last three partitions.
In the third column dynamic with DC" false paths are also eliminated, but in contrast to the previous column don't cares are taken into account in identifying the false paths. That results in identifying more paths as false and in obtaining smaller delay y et.
In the second half of Table 4 OPTIMIZED WITH DC" don't cares are used throughout the synthesis process, and the resulting delays are reported. The fourth column static" reports the delay without considering any false paths. For the the fth and sixth columns false paths are eliminated, and as above, only the last column dynamic with DC" uses don't cares in identifying the false paths.
Consider the rst half of Table 4 where optimization is done without don't cares. It can be seen that false path analysis reduces delay more if it considers don't cares third column than if it does not second column. Thus a timing analysis tool without access to don't care information second column will report false path problems on only the last three of the nine examples, while a designer aware of don't care information third column would see a false path problem in six examples. This is consistent with the hypothesis that many false path problems are caused by don't cares. That implies two things; rst it is important to collect don't care information before doing false path analysis; secondly designers may be more willing to provide the don't care information if that will lead to fewer false paths in future synthesis runs.
If don't care information is available it can be used not just for false path analysis but also for other types of optimizations second half of Table 4 . Such optimizations may result in smaller static delay column 4 is better than any of the rst three columns, and in fewer false path problems columns 5 and 6.
The numbers reported in Table 4 are inaccurate in several ways. First, the method 24 of calculating dynamic delay is inaccurate because it changes loading of nets. Secondly, the don't care assertions are generated arti cially and they are much more massive than can be expected in practice. This makes the e ect of don't cares exaggerated, which w as necessary so that an e ect could be observed. That means that the results can be used to indicate a trend, but not the magnitude of the trend. Thirdly, these results cannot claim that don't cares alone are su cient t o explain the gap between false path problems reported by designers and reported in the literature, but don't cares are certainly a contributing factor.
8 Conclusions E ective use of don't cares requires solving several theoretical and practical problems. The theoretical problems are caused by the need to have all tools in a methodology treat don't cares in a consistent manner. The theoretical problems addressed in this paper included a formalism shared by all the tools, a de nition of correct implementation, and a guarantee of replaceability. The practical problems considered in this paper involved derivation of don't-care conditions from a design language, mapping them into representations suitable for synthesis, and use of the don't-care conditions for optimization. This paper considered three common kinds of don't cares and presented solutions for the theoretical and practical problems in each kind. The don't cares considered in Section 5.1 are theoretically the most powerful more powerful than partial functions or Boolean relations, and are very convenient for designers as well as synthesis. Their main disadvantage lies in the absence of universal replaceability; they allow safe replaceability only. The don't cares considered in Section 5.2 are less powerful, but they o er a possibility of universal replaceability. H o wever, this possibility c a n be realized only under conditions too stringent for existing design languages to satisfy. The don't cares considered in Section 5.3 are the least powerful, but they guarantee universal replaceability, which makes them the most practical. This paper presented techniques and algorithms for practical use of the don't care conditions of Section 5.3, which encompass both high-level and logic synthesis domains. On the high-level domain, it was shown that don't care conditions can be explicitly speci ed by the designer by using assert statements, and then used by logic synthesis for optimization and veri cation. Furthermore, don't care conditions for unreachable states and multi-bit variable can be e ciently derived during high-level synthesis. It was shown that these conditions can be concisely mapped to a general network, thus avoiding the need for a two-level representation, and allowing large don't cares to be used. In the logic synthesis domain, it was shown that the don't care network can be used for the optimization of the care network by using test generation techniques instead of PLA-type optimizations.
Experimental results were used to demonstrate three things. First, for designs where don't cares were su ciently small to be handled by t wo-level methods e.g., Espresso, Mustang, it was shown that the method in this paper has comparable e ectiveness. Secondly, i t w as shown that this method can also handle much larger don't cares, resulting in signi cant improvements in logic quality. Thirdly, experimental results showed that don't cares can cause false timing paths. That means that getting don't-care conditions from designers and using them for logic optimization can help with the false path problem by reducing the number of false paths and by shortening the delay of the remaining true paths.
